上海交大研究生院主页平台管理系统 jinjing--Home-- A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS

Personal Information

Gender: Female
E-Mail: jessicajinjing@sjtu.edu.cn

VIEW MORE

Home > Scientific Research > Paper Publications

A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS

Date of Publication:2021-01-01 Hits:

Journal:Circuits Systems and Signal Processing
ISSN No.:0278-081X
Translation or Not:no
Date of Publication:2021-01-01
Indexed by:期刊论文

Pre One:A 2.4 GHz receiver with a current-reused inductor-less noise-canceling balun LNA in 40 nm CMOS

Next One:A 12GHz Transformer Feedback Class-F2,3 Voltage-Controlled Oscillator Using Noise Circulating with FoM of 190.5dBc/Hz

Recommend this article