上海交大研究生院主页平台管理系统 jinjing--Home-- A High-Linear Digital-to-Phase Converter in 40nm CMOS

Personal Information

Gender: Female
E-Mail: jinjing@sjtu.edu.cn

VIEW MORE

Home > Scientific Research > Paper Publications

A High-Linear Digital-to-Phase Converter in 40nm CMOS

Date of Publication:2019-11-01 Hits:

Journal:2019 IEEE 13th International Conference on ASIC (ASICON)
Translation or Not:no
Date of Publication:2019-11-01
Indexed by:会议论文

Pre One:A 16/32 Gb/s Dual-Mode Transmitter with Eye Level Pre-Distortion in 22nm CMOS FDSOI

Next One:An Optimized Modeling Method for Transformer Design

Recommend this article