上海交大研究生院主页平台管理系统 jinjing--Home-- A 0.032-mm2 Fully-Integrated Low-Power Phase-Locked Loop Based on Passive Dual-Path Loop Filter

Home > Scientific Research > Paper Publications

A 0.032-mm2 Fully-Integrated Low-Power Phase-Locked Loop Based on Passive Dual-Path Loop Filter

Date of Publication:2018-11-01 Hits:

Journal:2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)
Translation or Not:no
Date of Publication:2018-11-01
Indexed by:会议论文

Pre One:A High-speed pipelined-sar adc with resistor-based self-biasing ramp

Next One:A Reconfigurable 28/56 Gb/s PAM4/NRZ Dual-mode SerDes with Hardware-reuse

Recommend this article

Home

Scientific Research

Teaching Research

Awards and Honours

Admission Information

Student Information

My Album

Blog

Personal Information

A 0.032-mm2 Fully-Integrated Low-Power Phase-Locked Loop Based on Passive Dual-Path Loop Filter