上海交大研究生院主页平台管理系统 jinjing--Home-- A Multiplexed Low Power and High Linearity Cascaded Phase Interpolator Design

Home > Scientific Research > Paper Publications

A Multiplexed Low Power and High Linearity Cascaded Phase Interpolator Design

Date of Publication:2018-11-01 Hits:

Journal:14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)
Translation or Not:no
Date of Publication:2018-11-01
Indexed by:会议论文

Pre One:A 10-bit 160MS/s SAR ADC with Fast-Response Reference Voltage Buffer

Next One:A Wideband Simplified Transformer-based VCO with Digital Amplitude Calibration

Recommend this article

Home

Scientific Research

Teaching Research

Awards and Honours

Admission Information

Student Information

My Album

Blog

Personal Information

A Multiplexed Low Power and High Linearity Cascaded Phase Interpolator Design