上海交大研究生院主页平台管理系统 Liu Peilin--Home-- An Efficient FPGA Implementation of Izhikevich Neuron Model

Personal Information

VIEW MORE

Home > Scientific Research > Paper Publications

An Efficient FPGA Implementation of Izhikevich Neuron Model

Date of Publication:2020-10-01 Hits:

Journal:Proceedings - International SoC Design Conference, ISOCC 2020
Translation or Not:no
Date of Publication:2020-10-01
Indexed by:会议论文

Pre One:Conv-MLP: A Convolution and MLP Mixed Model for Multimodal Face Anti-Spoofing

Next One:A platform for full-stack functional programming

Recommend this article