Personal Information

VIEW MORE
Home > Scientific Research > Paper Publications

A low latency feature extraction accelerator with reduced internal memory

Date of Publication:2017-09-01 Hits:

Journal:Proceedings - IEEE International Symposium On Circuits And Systems
ISSN No.:0271-4310
Translation or Not:no
Date of Publication:2017-09-01
Indexed by:会议论文

Pre One:A joint DOA/TOF estimation technique for 3D localization of user equipment in an indoor multipath environment

Next One:A Low Latency Feature Extraction Accelerator with Reduced Internal Memory

Recommend this article

 沪ICP备05052060 版权所有©上海交通大学

Click:  | The Last Update Time:..