Personal Information

VIEW MORE
Home > Scientific Research > Paper Publications

A 974GOPS/W Multi-level Parallel Architecture for Binary Weight Network Acceleration

Date of Publication:2018-01-01 Hits:

Journal:2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)
Translation or Not:no
Date of Publication:2018-01-01
Indexed by:会议论文

Pre One:Speech Magnitude Spectrum Reconstruction from MFCCs Using Deep Neural Network

Next One:MEMS-based IMU assisted real time difference using raw measurements for smartphone

Recommend this article

 沪ICP备05052060 版权所有©上海交通大学

Click:  | The Last Update Time:..