上海交大研究生院主页平台管理系统 maozhigang--Home-- Area-efficient HEVC IDCT/IDST architecture for 8K x 4K video decoding

Personal Information

Gender: Male
E-Mail: maozhigang@sjtu.edu.cn

VIEW MORE

Home > Scientific Research > Paper Publications

Area-efficient HEVC IDCT/IDST architecture for 8K x 4K video decoding

Date of Publication:2016-03-01 Hits:

Journal:IEICE Electronics Express
ISSN No.:1349-2543
Translation or Not:no
Date of Publication:2016-03-01
Indexed by:期刊论文

Pre One:亚阈值超低功耗数字电路研究进展

Next One:Power efficient SRAM design with integrated bit line charge pump

Recommend this article