上海交大研究生院主页平台管理系统 zhangxiaoyun--Home-- Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation

Personal Information

VIEW MORE

Home > Scientific Research > Paper Publications

Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation

Date of Publication:2016-03-01 Hits:

Journal:Journal of Real-Time Image Processing
ISSN No.:1861-8200
Translation or Not:no
Date of Publication:2016-03-01
Indexed by:期刊论文

Pre One:An efficient HEVC multi-rate encoding system based on ×265

Next One:A complexity scalable mode decision algorithm for interframe coding in HEVC

Recommend this article