上海交大研究生院主页平台管理系统 zhoujianjun--Home-- A Fast-Settling Phase-Locked Loop Utilizing Cycle-Slipping-Elimination PFDCP

Language : 中文

周健军

Scientific Research: Research Field; Paper Publications; Patents; Published Books; Research Projects

Teaching Research: Teaching Resources; Teaching Information; Teaching Achievement

Current position: Home > Scientific Research > Paper Publications

Hits:

Journal:IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS

ISSN No.:1549-7747

Translation or Not:no

Date of Publication:2022-01-01

Indexed by:会议论文

Date of Publication:2022-01-01

Pre One:<p>A 0.023-12 GHz ultra-wideband frequency synthesizer with FOMT of-251.8 dB</p>

Next One:A 16/32 Gbps Dual-Mode SerDes Transmitter with Linearity Enhanced SST Driver

Recommend this Article

Click: