上海交大研究生院主页平台管理系统 zhoujianjun--Home-- A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS

Language : 中文

周健军

Scientific Research: Research Field; Paper Publications; Patents; Published Books; Research Projects

Teaching Research: Teaching Resources; Teaching Information; Teaching Achievement

Current position: Home > Scientific Research > Paper Publications

Hits:

Journal:Circuits Systems and Signal Processing

ISSN No.:0278-081X

Translation or Not:no

Date of Publication:2021-01-01

Indexed by:期刊论文

Date of Publication:2021-01-01

Pre One:Wideband dual-mode complementary metal-oxide-semiconductor receiver

Next One:A 38.6-fJ/Conv.-Step Inverter-Based Continuous-Time Bandpass Delta Sigma ADC in 28 nm Using Asynchronous SAR Quantizer

Recommend this Article

Click: