上海交大研究生院主页平台管理系统 zhoujianjun--Home-- A 4 GHz FLL-less fast-locking sampling PLL with gain-boosted sampling phase-frequency detector in 28 nm CMOS

Language : 中文

周健军

Scientific Research: Research Field; Paper Publications; Patents; Published Books; Research Projects

Teaching Research: Teaching Resources; Teaching Information; Teaching Achievement

Current position: Home > Scientific Research > Paper Publications

Hits:

Journal:Microelectronics Journal

ISSN No.:0026-2692

Translation or Not:no

Date of Publication:2023-09-01

Indexed by:期刊论文

Date of Publication:2023-09-01

Next One:A 3bit/cycle 1GS/s 8-bit SAR ADC Employing Asynchronous Ping-Pong Quantization Scheme

Recommend this Article

Click: