上海交大研究生院主页平台管理系统 heweifeng--Home-- An energy-efficient logic cell library design methodology with fine granularity of driving strength for near- And sub-threshold digital circuits

An energy-efficient logic cell library design methodology with fine granularity of driving strength for near- And sub-threshold digital circuits

Date of Publication:2021-05-01 Hits:

Journal:Proceedings - IEEE International Symposium on Circuits and Systems
ISSN No.:02714310
Translation or Not:no
Date of Publication:2021-05-01
Indexed by:会议论文

Pre One:Investigation of dynamic leakage-suppression logic techniques crossing different technology nodes from 180 nm bulk CMOS to 7 nm FinFET plus process

Next One:A Near-Threshold-Voltage Network-on-Chip with a Metastability Error Detection and Correction Technique for Supporting a Quad-Voltage/Frequency-Domain Ultra- Low-Power System-on-a-Chip

Home

Scientific Research

Teaching Research

Awards and Honours

Admission Information

Student Information

My Album

Blog

Personal Information

An energy-efficient logic cell library design methodology with fine granularity of driving strength for near- And sub-threshold digital circuits