Gender: Female E-Mail: jessicajinjing@sjtu.edu.cn
Journal:2019 IEEE 13th International Conference on ASIC (ASICON) Translation or Not:no Date of Publication:2019-11-01 Indexed by:会议论文
Pre One:A 0.0558-mm2 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS
Next One:A novel resistive memory-based process-in-memory architecture for efficient logic and add operations
