上海交大研究生院主页平台管理系统 jinjing--Home-- A 0.0558-mm2 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS

Personal Information

Gender: Female
E-Mail: jessicajinjing@sjtu.edu.cn

VIEW MORE

Home > Scientific Research > Paper Publications

A 0.0558-mm2 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS

Date of Publication:2019-11-01 Hits:

Journal:2019 IEEE 13th International Conference on ASIC (ASICON)
Translation or Not:no
Date of Publication:2019-11-01
Indexed by:会议论文

Pre One:A PVT Compensated Ring VCO with FVC-Assisted Digital Background Calibration

Next One:A 16/32Gb/s NRZ/PAM4 Receiver with Dual-Loop CDR and Threshold Voltage Calibration

Recommend this article