Pre One:Defect-Based Empirical Model for On-State Degradation in Sub-20-nm DRAM Periphery pFETs Under Arbitrary Condition

Next One:Realization of Logical NOT Based on Standard DRAM Cells for security-centric Compute-in-Memory applications