A 60-MS/s 5-MHz BW Noise-Shaping SAR ADC With Integrated Input Buffer Achieving 84.2-dB SNDR and 97.3-dB SFDR Using Dynamic Level-Shifting and ISI-Error Correction
发布时间:2023-06-20
发表刊物:IEEE JOURNAL OF SOLID-STATE CIRCUITS
ISSN号:0018-9200
是否译文:否
发表时间:2022-03-01
论文类型:期刊论文